

REMARKS

At the outset, the Examiner is thanked for the thorough review and consideration of the pending application. The Office Action dated January 23, 2009 has been received and its contents carefully reviewed.

Claims 1, 3, 8, 9, 11, 12, 14-27, 29 and 30 are rejected. Applicant has amended claims 1, 9 and 30, and deleted claims 3 and 14 to further define the invention. No new matter has been added.

Claim Rejections -35 U.S.C. 112

Claims 1, 3, 8 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement.

Applicant has amended the claims 1 and 9 to overcome examiner's Objection.

Claim Rejections -35 U.S.C. 103

Claims 1, 3, 8-9, 11-12, 14-27, 29-30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Cairns et al. ("Cairns1") (US Patent Application: 2002/0030653 A1) in view of Cairns et al. ("Cairns2") (US Patent No: 6,268,841 B1), Enami et al. (US Patent No: 5,892,493), Morita (US Patent No.: 6,989,810 B2) and Nitta et al. (U.S. Patent No.: 6,661,402 B2).

Claim 1 is allowable over the cited references in that claim 1 recites a combination of elements including, for example, "a demultiplexer part supplying the positive pixel signal from the positive digital-analog converter and the negative pixel signal from the negative digital-analog converter to corresponding output channels during the first half of a horizontal period and during the second half of the horizontal period; and an output part including: a sampling part sampling the positive pixel signals and the negative pixel signals from the demultiplexer; a holding part holding the sampled pixel signals from the sampling part; and an output buffer part for buffering the held pixel signals from the holding part, and a second multiplexer part for simultaneously outputting the pixel signals from the output buffer part in response to a source output enable signal during the next horizontal period following the horizontal period, wherein the first multiplexer and the demultiplexer part are controlled by an ODD/EVEN signal which performs the time-division for a horizontal period and a polarity control signal, wherein the

digital-analog converter part comprises: a third multiplexer part selecting one of the positive and the negative pixel signals in accordance with a source output enable signal and providing the selected pixel signal to the demultiplexer part”.

Claim 9 is allowable over the cited references in that claim 9 recites a combination of elements including, for example, “a demultiplexer part providing the positive pixel signal from the positive digital-analog converter and the negative pixel signal received from the digital-analog converter to output channels of the demultiplexer corresponding to the data lines, during the first half of the first horizontal period and during the second half of the first horizontal period; and an output part including: a sampling part sampling the positive pixel signals and the negative pixel signals from the demultiplexer; a holding part holding the sampled pixel signals provided through the sampling part; and a discharging part simultaneously outputting the pixel signals held in the holding part for the first horizontal period to corresponding data lines for an enable period of a source output enable signal and outputting a reference voltage to the corresponding data lines for a disable period of the source output enable signal, wherein the sampling part and the holding part sample and hold the pixel signals supplied for the next horizontal period through the channel different from that of the pixel signal supplied for the first horizontal period, wherein the reference voltage is the voltage for driving liquid crystal cell”.

Claim 30 is allowable over the cited references in that claim 30 recites a combination of elements including, for example, “supplying the positive pixel signal and the negative pixel signal to corresponding output channels; sampling and holding the positive pixel signals and the negative pixel signals; and simultaneously outputting the held pixel signals to corresponding data lines for an enable period of an input source output enable signal of a second horizontal period and outputting a reference voltage to the corresponding data lines for a disable period of the input source output enable signal of the second horizontal period, wherein the sampling the pixel signals is controlled by an ODD/EVEN signal performing a time-division on a horizontal period, wherein the reference voltage is the voltage for driving liquid crystal cell”.

None of the cited references, singly or in combination, teaches or suggests at least this feature of the claimed invention. Accordingly, Applicant respectfully submits that claims 1, 9

and 30 and claims 8, 11, 12, 15-27 , which depend therefrom, are allowable over the cited references.

Applicants believe the foregoing amendments and remarks place the application in condition for allowance and early, favorable action is respectfully solicited.

If for any reason the Examiner finds the application other than in condition for allowance, the Examiner is requested to call the undersigned attorney at (202) 496-7500 to discuss the steps necessary for placing the application in condition for allowance. All correspondence should continue to be sent to the below-listed address.

If these papers are not considered timely filed by the Patent and Trademark Office, then a petition is hereby made under 37 C.F.R. §1.136, and any additional fees required under 37 C.F.R. §1.136 for any necessary extension of time, or any other fees required to complete the filing of this response, may be charged to Deposit Account No. 50-0911. Please credit any overpayment to deposit Account No. 50-0911.

Dated: October 1, 2009

Respectfully submitted,

By Valerie P. Hayes
Valerie P. Hayes
Registration No.: 53,005
McKENNA LONG & ALDRIDGE LLP
1900 K Street, N.W.
Washington, DC 20006
(202) 496-7500
Attorneys for Applicant